Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

68HC05CL48 Datasheet(PDF) 61 Page - Motorola, Inc

Part # 68HC05CL48
Description  SPECIFICATION (General Release)
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

68HC05CL48 Datasheet(HTML) 61 Page - Motorola, Inc

Back Button 68HC05CL48 Datasheet HTML 57Page - Motorola, Inc 68HC05CL48 Datasheet HTML 58Page - Motorola, Inc 68HC05CL48 Datasheet HTML 59Page - Motorola, Inc 68HC05CL48 Datasheet HTML 60Page - Motorola, Inc 68HC05CL48 Datasheet HTML 61Page - Motorola, Inc 68HC05CL48 Datasheet HTML 62Page - Motorola, Inc 68HC05CL48 Datasheet HTML 63Page - Motorola, Inc 68HC05CL48 Datasheet HTML 64Page - Motorola, Inc 68HC05CL48 Datasheet HTML 65Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 145 page
background image
June 11, 1997
GENERAL RELEASE SPECIFICATION
MC68HC05CL48
TIMER
MOTOROLA
REV 2.0
8-9
Two 8-bit registers, which make up the 16-bit input capture register, these are
read-only and are used to latch the value of the free-running counter after the
corresponding input capture edge detector senses a defined transition. The level
transition which triggers the counter transfer is defined by the corresponding input
edge bit (IEDG1). Reset does not affect the contents of the input capture register.
IEDG1 = 0: Capture on negative edge
IEDG1 = 1: Capture on positive edge
An interrupt can also accompany a capture provided the corresponding interrupt
enable bit, ICI1E (bit 7 of the timer control register $11) is set.
The result obtained by an input capture will be one more than the value of the
free-running counter on the rising edge of the internal bus clock preceding the
external transition. This delay is required for internal synchronization. Resolution
is one count of the free-running counter, which is four internal bus clock cycles.
The free-running counter contents are transferred to the input capture register on
each proper signal transition regardless of whether the input capture flag (IC1F) is
set or clear. The input capture register always contains the free-running counter
value that corresponds to the most recent input capture.
After a read of the input capture register ($13) MSB, the counter transfer is
inhibited until the LSB ($14) is also read. This characteristic causes the time used
in the input capture software routine and its interaction with the main program to
determine the minimum pulse period.
A read of the input capture register LSB ($14) does not inhibit the free-running
counter transfer since they occur on opposite edges of the internal bus clock.
76543210
IC1L
$0014
READ
IC1:7
IC1:6
IC1:5
IC1:4
IC1:3
IC1:2
IC1:1
IC1:0
WRITE
RESET
UUUUUUUU



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com