PM0214 datasheet(129/245 Pages) STMICROELECTRONICS

129 / 245 page

DocID022708 Rev 4

129/245

PM0214

The STM32 Cortex-M4 instruction set

244

QSAX R0, R3, R5

; Subtracts bottom halfword of R5 from top halfword of

; R3, saturates to 16 bits, writes to top halfword of R0

; Adds bottom halfword of R3 to top halfword of R5,

; saturates to 16 bits, writes to bottom halfword of R0.

3.7.5

QDADD and QDSUB

Saturating Double and Add and Saturating Double and Subtract, signed.

Syntax

op{cond} {Rd}, Rm, Rn

where:

•

op’ is one of:

QDADD Saturating Double and Add.

QDSUB Saturating Double and Subtract.

•

‘cond’ is an optional condition code (see Conditional execution on page 64)

•

‘Rd’ is the destination register.

•

‘Rn, Rm’ are registers holding the first and second operands.

Operation

The QDADD instruction:

Doubles the second operand value.

Adds the result of the doubling to the signed saturated value in the first operand.

Writes the result to the destination register.

The QDSUB instruction:

Doubles the second operand value.

Subtracts the doubled value from the signed saturated value in the first operand.

Writes the result to the destination register.

Both the doubling and the addition or subtraction have their results saturated to the 32-bit

signed integer range –231

≤x ≤231– 1. If saturation occurs in either operation, it sets the Q

flag in the APSR.

Restrictions

Do not use SP and do not use PC.

Condition flags

If saturation occurs, these instructions set the Q flag to 1.

Examples

QDADD

R7, R4, R2

; Doubles and saturates R4 to 32 bits, adds R2,

; saturates to 32 bits, writes to R7

QDSUB

R0, R3, R5

; Subtracts R3 doubled and saturated to 32 bits

; from R5, saturates to 32 bits, writes to R0.

PM0214 Datasheet(PDF) 129 Page - STMicroelectronics

PM0214 Datasheet(HTML) 129 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL