PM0214 datasheet(151/245 Pages) STMICROELECTRONICS

151 / 245 page

DocID022708 Rev 4

151/245

PM0214

The STM32 Cortex-M4 instruction set

244

Condition flags

When this instruction writes the result to the FPSCR flags, the values are normally

transferred to the ARM flags by a subsequent VMRS instruction, see VMRS on page 162.

Examples

VCMP.F32

S4, #0.0

VCMP.F32

S4, S2

3.10.4

VCVT, VCVTR between floating-point and integer

Converts a value in a register from floating-point to a 32-bit integer.

Syntax

VCVT{R}{cond}.Tm.F32 Sd, Sm

VCVT{cond}.F32.Tm Sd, Sm

where:

•

‘R’ .

If R is specified, the operation uses the rounding mode specified by the FPSCR.

If R is omitted. the operation uses the Round towards Zero rounding mode.

•

‘cond’ is an optional condition code, see Conditional execution on page 64.

•

‘Tm’ is the data type for the operand. It must be one of:

S32

signed 32-bit value.

U32

unsigned 32-bit value.

•

‘Sd, Sm’ are the destination register and the operand register.

Operation

These instructions:

Either

•

Converts a value in a register from floating-point value to a 32-bit integer.

•

Converts from a 32-bit integer to floating-point value.

Places the result in a second register.

The floating-point to integer operation normally uses the Round towards Zero rounding

mode, but can optionally use the rounding mode specified by the FPSCR.

The integer to floating-point operation uses the rounding mode specified by the FPSCR.

Restrictions

There are no restrictions.

Condition flags

These instructions do not change the flags.

PM0214 Datasheet(PDF) 151 Page - STMicroelectronics

PM0214 Datasheet(HTML) 151 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL