C5C5EDELTA-RMSLASHD datasheet(44/114 Pages) NXP

44 / 114 page

CHAPTER 2: SIGNAL DESCRIPTIONS

PROM Interface Signals

The PROM interface is a low speed I/O port that allows the C-5e NP to communicate

through external logic to PROM. The PROM clock is 1/

2 to

16 the core clock rate. The

maximum PROM size addressable is 4MBytes, and must use a “by 16” part. The PROM

signals are listed in Table 17.

Figure 5 shows the connections between the PROM Interface and external board logic.

The application is required to provide an external shift register with parallel-in and

parallel-out capabilities, and a parallel load register. Both devices should be

positive-edge-triggered and perform a parallel load whenever SPLD is asserted. When

SPLD is deasserted the shift register shifts.

Table 17 PROM Interface Signals

SIGNAL

NAME

PIN #

TOTAL

TYPE

I/O

SIGNAL DESCRIPTION

SPDO

LVTTL

Serial Data Out

SPDI

LVTTL

Serial Data In

SPLD

LVTTL

When load is asserted on a positive clock

edge, the external logic performs a parallel

load. On each positive clock edge when

load is de-asserted, the shift registers shift.

When the PROM interface is idle:

• If SPLD is asserted HI it indicates low

speed serial protocol,

• If asserted LOW it indicates MDIO serial

protocol.

SPCK

LVTTL

Clock

TOTAL PINS

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

C5C5EDELTA-RM/D Datasheet(PDF) 44 Page - NXP Semiconductors

C5C5EDELTA-RM/D Datasheet(HTML) 44 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL