| Electronic Components Datasheet Search |
|
C5C5EDELTA-RM/D Datasheet(PDF) 100 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
C5C5EDELTA-RM/D Datasheet(HTML) 100 Page - NXP Semiconductors |
|
100 / 114 page ![]() 100 CHAPTER 3: ELECTRICAL SPECIFICATIONS C Table 57 QMU SRAM (Internal Mode) Timing Description SYMBOL PARAMETER MIN TYP MAX UNIT COMMENT Tqc QMU Cycle Time 5.7 ns Tqco QMU Ctrl Output 0.8 3.4 ns Loading is 50 Ω transmission line. Tqao QMU Addr Output 0.8 3.4 ns Loading is 50 Ω transmission line. Tqds QMU Data Setup 0.8 ns Tqdh QMU Data Hold 0.8 ns Tqdo QMU Data Output 0.9 3.4 ns Loading is 50 Ω transmission line. Tqdz QMU Data Clk to Tri* * Not fully tested, values based on design/characterization. 0.9 3.4 ns Tqdv QMU Data Clk to Driven* 0.9 3.4 ns Table 58 Signal Groups in QMU SRAM (Internal Mode) Timing Diagrams SIGNAL GROUP INCLUDED SIGNALS Control (Q_ctl) QWEX Address (QAn) QA0-QA16 Data (QDn) QD0-QD31, QDPL, QDPH Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |