 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TJA1080ATS/2/T Datasheet(PDF) 25 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
TJA1080ATS/2/T Datasheet(HTML) 25 Page - NXP Semiconductors |
|
|
25 / 49 page  TJA1080A All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved. Product data sheet Rev. 5 — 24 February 2011 25 of 49 NXP Semiconductors TJA1080A FlexRay transceiver 6.8 TRXD collision A TRXD collision is detected when both TRXD lines are LOW for more than the TRXD collision detection time (tdet(col)(TRXD)) in star configuration. 6.9 Status register The status register can be read out on pin ERRN by using pin EN as clock; the status bits are given in Table 10. The timing diagram is illustrated in Figure 11. The status register is accessible if: • UVVIO flag is not set and the voltage on pin VIO is between 4.75 V and 5.25 V • UVVCC flag is not set and the voltage on pin VIO is between 2.2 V and 4.75 V After reading the status register, if no edge is detected on pin EN for longer than tdet(EN), the status bits (S4 to S12) will be cleared if the corresponding flag has been reset. Pin ERRN is LOW if the corresponding status bit is set. Table 10. Status bits Bit number Status bit Description S0 LOCAL WAKEUP local wake-up source flag is redirected to this bit S1 REMOTE WAKEUP remote wake-up source flag is redirected to this bit S2 NODE CONFIG node configuration flag is redirected to this bit S3 PWON status bit set means PWON flag has been set previously S4 BUS ERROR status bit set means bus error flag has been set previously S5 TEMP HIGH status bit set means temperature high flag has been set previously S6 TEMP MEDIUM status bit set means temperature medium flag has been set previously S7 TXEN_BGE CLAMPED status bit set means TXEN_BGE clamped flag has been set previously S8 UVVBAT status bit set means UVVBAT flag has been set previously S9 UVVCC status bit set means UVVCC flag has been set previously S10 UVVIO status bit set means UVVIO flag has been set previously S11 STAR LOCKED status bit is set if Star-locked mode has been entered previously S12 TRXD COLLISION status bit is set if a TRXD collision has been detected previously |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
British ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
