| Electronic Components Datasheet Search |
|
V62/12615-01XE-R Datasheet(PDF) 28 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
V62/12615-01XE-R Datasheet(HTML) 28 Page - Texas Instruments |
|
28 / 92 page ![]() TX_CLK TX_EN PWD output pair PMD output pair 0 0 T2.16.1 T2.16.2 1 1 TX_CLK TX_EN TXD PMD output pair T2.15.2 T2.15.1 DP83848-EP SLLSEC6D – SEPTEMBER 2012 – REVISED JUNE 2013 www.ti.com 3.5.15 10BASE-T Transmit Timing (Start of Packet) Figure 3-16. 10BASE-T Transmit Timing (Start of Packet) xxx PARAMETER DESCRIPTION NOTES MIN TYP MAX UNIT T2.15.1 Transmit Output Delay from the 10 Mb/s MII mode 3.5 bits Falling Edge of TX_CLK T2.15.2 Transmit Output Delay from the 10 Mb/s Serial mode 3.5 bits Rising Edge of TX_CLK 3.5.16 10BASE-T Transmit Timing (End of Packet) Figure 3-17. 10BASE-T Transmit Timing (End of Packet) xxx PARAMETER DESCRIPTION NOTES MIN TYP MAX UNIT T2.16.1 End of Packet High Time (with ‘0’ 250 300 ns ending bit) T2.16.2 End of Packet High Time (with ‘1’ 250 300 ns ending bit) 28 ELECTRICAL SPECIFICATIONS Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: DP83848-EP |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |