Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

V62/12615-01XE-R Datasheet(PDF) 44 Page - Texas Instruments

Click here to check the latest version.
Part # V62/12615-01XE-R
Description  PHYTER MILITARY TEMPERATURE SINGLE PORT 10/100 MB/S ETHERNET PHYSICAL LAYER TRANSCEIVER
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

V62/12615-01XE-R Datasheet(HTML) 44 Page - Texas Instruments

Back Button V62/12615-01XE-R Datasheet HTML 40Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 41Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 42Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 43Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 44Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 45Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 46Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 47Page - Texas Instruments V62/12615-01XE-R Datasheet HTML 48Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 92 page
background image
DP83848-EP
SLLSEC6D – SEPTEMBER 2012 – REVISED JUNE 2013
www.ti.com
5
FUNCTIONAL DESCRIPTION
The DP83848 supports several modes of operation using the MII interface pins. The options are defined in
the following sections and include:
MII mode
RMII mode
10 Mb serial network interface (SNI)
The modes of operation can be selected by strap options or register control. For RMII mode, it is required
to use the strap option, since it requires a 50 MHz clock instead of the normal 25 MHz.
In each of these modes, the IEEE 802.3 serial management interface is operational for device
configuration and status. The serial management interface of the MII allows for the configuration and
control of multiple PHY devices, gathering of status, error information, and the determination of the type
and capabilities of the attached PHY(s).
5.1
MII Interface
The DP83848 incorporates the media independent interface (MII) as specified in Clause 22 of the IEEE
802.3u standard. This interface may be used to connect PHY devices to a MAC in 10/100 Mb/s systems.
This section describes the nibble wide MII data interface.
The nibble wide MII data interface consists of a receive bus and a transmit bus each with control signals
to facilitate data transfer between the PHY and the upper layer (MAC).
5.1.1
Nibble-Wide MII Data Interface
Clause 22 of the IEEE 802.3u specification defines the media independent Interface. This interface
includes a dedicated receive bus and a dedicated transmit bus. These two data buses, along with various
control and status signals, allow for the simultaneous exchange of data between the DP83848 and the
upper layer agent (MAC).
The receive interface consists of a nibble wide data bus RXD[3:0], a receive error signal RX_ER, a receive
data valid flag RX_DV, and a receive clock RX_CLK for synchronous transfer of the data. The receive
clock operates at either 2.5 MHz to support 10 Mb/s operation modes or at 25 MHz to support 100 Mb/s
operational modes.
The transmit interface consists of a nibble wide data bus TXD[3:0], a transmit enable control signal
TX_EN, and a transmit clock TX_CLK which runs at either 2.5 MHz or 25 MHz.
Additionally, the MII includes the carrier sense signal CRS, as well as a collision detect signal COL. The
CRS signal asserts to indicate the reception of data from the network or as a function of transmit data in
half duplex mode. The COL signal asserts as an indication of a collision which can occur during half
duplex operation when both a transmit and receive operation occur simultaneously.
5.1.2
Collision Detect
For half duplex, a 10BASE-T or 100BASE-TX collision is detected when the receive and transmit channels
are active simultaneously. Collisions are reported by the COL signal on the MII.
If the DP83848 is transmitting in 10 Mb/s mode when a collision is detected, the collision is not reported
until seven bits have been received while in the collision state. This prevents a collision being reported
incorrectly due to noise on the network. The COL signal remains set for the duration of the collision.
If a collision occurs during a receive operation, it is immediately reported by the COL signal.
When heartbeat is enabled (only applicable to 10 Mb/s operation), approximately 1
μs after the
transmission of each packet, a signal quality error (SQE) signal of approximately 10 bit times is generated
(internally) to indicate successful transmission. SQE is reported as a pulse on the COL signal of the MII.
44
FUNCTIONAL DESCRIPTION
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DP83848-EP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com