Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AT697F Datasheet(PDF) 36 Page - ATMEL Corporation

Part # AT697F
Description  SPARC V8 High Performance Low-power 32-bit Architecture
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697F Datasheet(HTML) 36 Page - ATMEL Corporation

Back Button AT697F_14 Datasheet HTML 32Page - ATMEL Corporation AT697F_14 Datasheet HTML 33Page - ATMEL Corporation AT697F_14 Datasheet HTML 34Page - ATMEL Corporation AT697F_14 Datasheet HTML 35Page - ATMEL Corporation AT697F_14 Datasheet HTML 36Page - ATMEL Corporation AT697F_14 Datasheet HTML 37Page - ATMEL Corporation AT697F_14 Datasheet HTML 38Page - ATMEL Corporation AT697F_14 Datasheet HTML 39Page - ATMEL Corporation AT697F_14 Datasheet HTML 40Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 176 page
background image
36
AT697F
7703E–AERO–08/11
The SRAM interface is controlled in the memory configuration registers (MCFG2 and
MCFG3):
interface can be enabled/disabled (MCFG2.si)
data bus width can be 8-bit or 32-bit (MCFG2.ramwdh)
bank size can be set from 8 KB to 256 MB (MCFG2.rambs)
wait-states can be programmed for read access (MCFG2.ramrws) and write access
(MCFG2.ramwws)
read-modify-write can be activated for sub-word write operations (MCFG2.ramrmw)
EDAC protection(1) can be enabled/disabled (MCFG3.re)
read/write access can be BRDY*-controlled (MCFG2.rambrdy)
synchronously/asynchronously(2) (MCFG1.abrdy)
Notes: 1. EDAC protection activation common to SRAM and SDRAM interfaces.
2. Asynchronous BRDY*-control feature common to PROM, SRAM and I/O interfaces.
Figure 14. SRAM Bank Organization
SRAM bank size
256MB
128MB
64MB
Start Address
Memory
assignement
Memory
assignement
Memory
assignement
0x7C000000
Unused
Unused
Unused
0x78000000
0x74000000
0x70000000
0x6C000000
RAMS*[4]
(1)(2)
RAMS*[4](2)
RAMS*[4](2)
0x68000000
0x64000000
0x60000000
0x5C000000
RAMS*[1]
RAMS*[3]
Unused
0x58000000
0x54000000
RAMS*[2]
0x50000000
0x4C000000
RAMS*[0]
RAMS*[1]
RAMS*[3]
0x48000000
RAMS*[2]
0x44000000
RAMS*[0]
RAMS*[1]
0x40000000
RAMS*[0]
Notes: 1. When SRAM bank size is set to 256 MB, bank 2 and bank 3 overlap with bank 4.
Because priority is given to bank 4, bank 2 and bank 3 control signals are never
asserted.
2. When SDRAM is enabled, priority is given to the SDRAM over the SRAM. Any mem-
ory access above 0x60000000 is assigned to SDRAM and no SRAM control signal
is asserted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com