Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

TNETV2501INPGF Datasheet(PDF) 56 Page - Texas Instruments

Click here to check the latest version.
Part # TNETV2501INPGF
Description  Fixed-Point Digital Signal Processor
PDF  197 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV2501INPGF Datasheet(HTML) 56 Page - Texas Instruments

Back Button TNETV2501INPGF Datasheet HTML 52Page - Texas Instruments TNETV2501INPGF Datasheet HTML 53Page - Texas Instruments TNETV2501INPGF Datasheet HTML 54Page - Texas Instruments TNETV2501INPGF Datasheet HTML 55Page - Texas Instruments TNETV2501INPGF Datasheet HTML 56Page - Texas Instruments TNETV2501INPGF Datasheet HTML 57Page - Texas Instruments TNETV2501INPGF Datasheet HTML 58Page - Texas Instruments TNETV2501INPGF Datasheet HTML 59Page - Texas Instruments TNETV2501INPGF Datasheet HTML 60Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 197 page
background image
Functional Overview
56
December 2002 − Revised November 2008
SPRS206K
3.6
Inter-Integrated Circuit (I2C) Module
The TMS320VC5501 also includes an I2C serial port for control purposes. Features of the I2C port include:
•
Compatibility with Philips’ I2C-Bus Specification, Version 2.1 (January 2000)
•
Fast mode up to 400 Kbps (no fail-safe I/O buffers)
•
Noise filters (on the SDA and SCL pins) to suppress noise of 50 ns or less (I2C module clock must be in
the range of 7 MHz to 12 MHz)
•
7-bit and 10-bit device addressing modes
•
Master (transmit/receive) and slave (transmit/receive) functionality
•
Events: DMA, interrupt, or polling
•
Slew-rate limited open-drain output buffers
The I2C module clock must be in the range of 7 MHz to 12 MHz. This is necessary for the proper operation
of the I2C module.
NOTE: For additional information, see the TMS320VC5501/5502/5503/5507/5509 DSP
Inter-Integrated Circuit (I2C) Module Reference Guide (literature number SPRU146).
Figure 3−10 is a block diagram of the I2C module.
Clock
Prescale
I2CPSC
SYSCLK2
From PLL
Clock Generator
I2CCLKH
Generator
Bit Clock
I2CCLKL
Noise
Filter
I2C Clock
SCL
I2CXSR
I2CDXR
Transmit
Transmit
Shift
Transmit
Buffer
I2CDRR
Shift
I2CRSR
Receive
Buffer
Receive
Receive
Filter
SDA
I2C Data
Noise
I2COAR
I2CSAR
Slave
Address
Control
Address
Own
I2CMDR
I2CCNT
Mode
Data
Count
Source
Interrupt
Status
I2CISRC
I2CSTR
Enable
Interrupt
I2CIER
Interrupt/DMA
I2C Module
NOTE A: Shading denotes control/status registers.
Figure 3−10. I2C Module Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com