TNETV2501INPGF datasheet(63/197 Pages) TI1

63 / 197 page

Functional Overview

December 2002 − Revised November 2008

SPRS206K

3.9.1.4

Frequency Ranges for Internal Clocks

There are specific minimum and maximum reference clocks for all of the internal clocks. Table 3−10 lists the

minimum and maximum frequencies for the internal clocks of the TMS320VC5501.

Table 3−10. Internal Clocks Frequency Ranges†

CLOCK SIGNAL

MIN

MAX

UNIT

OSCOUT (CLKMD = 0)

MHz

PLLREF (PLLEN = 1)

100

MHz

PLLOUT (PLLEN = 1)

300

MHz

CLKOUT3

−

300

MHz

SYSCLK1

−

150

MHz

SYSCLK2

−

SYSCLK1

MHz

SYSCLK3

−

SYSCLK1‡

MHz

† Also see the electrical specification (timing requirements and switching characteristics parameters) in Section 5.6, Clock

Options, of this data manual.

‡ When an internal clock is used for the EMIF module, the frequency for SYSCLK3 must also be less than or equal to 100 MHz.

When an external clock is used, the maximum frequency of SYSCLK3 can be equal to or less than the frequency of

SYSCLK1; however, the frequency of the clock signal applied to the ECLKIN pin must be less than or equal to 100 MHz.

3.9.2 Clock Groups

The TMS320VC5501 has four clock groups: the C55x Subsystem Clock Group, the Fast Peripherals Clock

Group, the Slow Peripherals Clock Group, and the External Memory Interface Clock Group. Clock groups

allow for lower power and performance optimization since the frequency of groups with no high-speed

requirements can be set to 1/4 or 1/2 the frequency of other groups.

3.9.2.1

C55x Subsystem Clock Group

The C55x Subsystem Clock Group includes the C55x CPU core, internal memory (DARAM and ROM), the

ICACHE, and all CPU-related modules. The input clock to this clock group is taken from the CLKOUT3 signal

(as shown in Figure 3−12), the source of which can be controlled through the CLKOUT3 Select Register

(CK3SEL). The different options for the CLKOUT3 signal are intended for test purposes; it is recommended

that the CK3SEL bits of the CK3SEL register be kept at their default value of ‘1011b’ during normal operation.

When operating the clock generator in PLL Mode, the frequency of CLKOUT3 can be set by adjusting the

divider and multiplier values of D0 and M1 through the PLLDIV0 and PLLM registers, respectively.

3.9.2.2

Fast Peripherals Clock Group

The Fast Peripherals Clock Group includes the DMA, HPI, and the timers. The input clock to this clock group

is taken from the output of divider 1 (D1) (as shown in Figure 3−12). By default, the divider is set to divide its

input clock by four, but the divide value can be changed to divide-by-1 or divide-by-2 by modifying the PLLDIV1

bits of the PLL Divider1 Register (PLLDIV1) through software.

3.9.2.3

Slow Peripherals Clock Group

The Slow Peripherals Clock Group includes the McBSPs, I2C, and the UART. The input clock to this clock

group is taken from the output of divider 2 (D2). by default, the divider is set to divide its input clock by four,

but the divide value can be changed to divide-by-1 or divide-by-2 by modifying the PLLDIV2 bits of the PLL

Divider2 Register (PLLDIV2) through software. The clock frequency of the Slow Peripherals Clock Group must

be equal to or less than that of the Fast Peripherals Clock Group.

3.9.2.4

External Memory Interface Clock Group

The External Memory Interface Clock Group includes the External Memory Interface (EMIF) module and the

external data bridge modules. The input clock to this clock group is taken from the output of divider 3 (D3).

By default, the divider is set to divide its input clock by four, but the divide value can be changed to divide-by-1

or divide-by-2 by modifying the PLLDIV3 bits of the PLL Divider3 Register (PLLDIV3) through software. The

clock frequency of the External Memory Interface Clock Group must be equal to or less than that of the Fast

Peripherals Clock Group.

TNETV2501INPGF Datasheet(PDF) 63 Page - Texas Instruments

TNETV2501INPGF Datasheet(HTML) 63 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL