Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

TNETV2501INPGF Datasheet(PDF) 92 Page - Texas Instruments

Click here to check the latest version.
Part # TNETV2501INPGF
Description  Fixed-Point Digital Signal Processor
PDF  197 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV2501INPGF Datasheet(HTML) 92 Page - Texas Instruments

Back Button TNETV2501INPGF Datasheet HTML 88Page - Texas Instruments TNETV2501INPGF Datasheet HTML 89Page - Texas Instruments TNETV2501INPGF Datasheet HTML 90Page - Texas Instruments TNETV2501INPGF Datasheet HTML 91Page - Texas Instruments TNETV2501INPGF Datasheet HTML 92Page - Texas Instruments TNETV2501INPGF Datasheet HTML 93Page - Texas Instruments TNETV2501INPGF Datasheet HTML 94Page - Texas Instruments TNETV2501INPGF Datasheet HTML 95Page - Texas Instruments TNETV2501INPGF Datasheet HTML 96Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 197 page
background image
Functional Overview
92
December 2002 − Revised November 2008
SPRS206K
3.10.7.6 Master IDLE Status Register (MISR)
15
8
Reserved
R, 00000000
7
21
0
Reserved
HPI
DMA
R, 000000
R, 0
R, 0
LEGEND: R = Read, W = Write, n = value at reset
Figure 3−31. Master IDLE Status Register Layout (0x9403)
Table 3−32. Master IDLE Status Register Bit Field Description
BIT NAME
BIT NO.
ACCESS
RESET VALUE
DESCRIPTION
Reserved
15−2
R
00000000000000
Reserved
HPI
1
R
0
HPI bit
HPI = 0:
HPI is active
HPI = 1:
HPI is in IDLE status
DMA
0
R
0
DMA bit
DMA = 0:
DMA is active
DMA = 1:
DMA is in IDLE status
3.11 General-Purpose I/O (GPIO)
The 5501 includes an 8-bit I/O port solely for general-purpose input and output. Several dual-purpose
(multiplexed) pins complement the dedicated GPIO pins. The following sections describe the 8-bit GPIO port
as well as the dual GPIO functions of the Parallel Port Mux and Host Port Mux pins.
3.11.1
General-Purpose I/O Port
The general-purpose I/O port consists of eight individually bit-selectable I/O pins GPIO0 (LSB) through GPIO7
(MSB). The I/O port is controlled using two registers—IODIR and IODATA—that can be accessed by the CPU
or by the DMA, via the peripheral bus controller. The General-Purpose I/O Direction Register (IODIR) is
mapped at address 0x3400, and the General-Purpose I/O Data Register (IODATA) is mapped at address
0x3401.
Figure 3−32 and Figure 3−33 show the bit layout of IODIR and IODATA, respectively. Table 3−33 and
Table 3−34 describe the bit fields of these registers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com