Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

ADDR10 Datasheet(PDF) 17 Page - List of Unclassifed Manufacturers

Part # ADDR10
Description  Figure 1 shows the NS7520 modules. Dashed lines indicate shared pins
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

ADDR10 Datasheet(HTML) 17 Page - List of Unclassifed Manufacturers

Back Button ADDR10 Datasheet HTML 13Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 14Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 15Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 16Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 17Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 18Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 19Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 20Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 21Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 68 page
background image
“ N o c onn ect” p i ns
ww w.d i gi .c om
13
“No connect” pins
General Purpose I/O
Pin
Description
R13
Tie to VCC
P12
Tie to VCC
N12
XTALB1: Tie to VCC
R15
XTALB2: NO CONNECT
M11
NO CONNECT
P11
NO CONNECT
N11
NO CONNECT
R12
NO CONNECT
R14
NO CONNECT
P13
NO CONNECT
GPIO signal
Serial
signal
Other
signal
Pin
I/O
OD
Serial channel
description
Other
description
PORTA7
TXDA
J14 U I/O
2
Channel 1 TXD
PORTA6
DTRA_
DREQ1_
J13 U I/O
2
Channel 1 DTR_
DMA channel 3/5
Req
PORTA5
RTSA_
J15 U I/O
2
Channel 1 RTS_
PORTA4
RXCA/RIA_/
OUT1A_
J12 U I/O
2
Pgm’able Out/
Channel 1
RXCLK/ Channel
1 ring signal/
Channel 1 SPI
clock (CLK)
PORTA3
RXDA
DACK1_
H15 U I/O
2
Channel 1 RXD
DMA channel 3/5
ACK
PORTA2
DSRA_
AMUX
H12 U I/O
2
Channel 1 DSR_
DRAM addr mux
PORTA1
CTSA_
DONE1_ (O)
H13 U I/O
2
Channel 1 CTS_
DMA channel 3/5
DONE_Out
PORTA0
TXCA/
OUT2A_/
DCDA_
DONE1_ (I)
G12 U I/O
2
Pgm’able Out/
Channel 1 DCD/
Channel 1 SPI
enable (SEL_)/
Channel 1 TXCLK
DMA channel 3/5
DONE_In
PORTC7
TXDB
G13 U I/O
2
Channel 2 TXD
GEN interrupt out
PORTC6
DTRB_
DREQ2_
G14 U I/O
2
Channel 2 DTR_
DMA Channel 4/6
Req



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com