Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

ADDR10 Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part # ADDR10
Description  Figure 1 shows the NS7520 modules. Dashed lines indicate shared pins
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

ADDR10 Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button ADDR10 Datasheet HTML 3Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 4Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 5Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 6Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 7Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 8Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 9Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 10Page - List of Unclassifed Manufacturers ADDR10 Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 68 page
background image
Operating freque ncy
ww w.d i gi .c om
3
Operating frequency
The NS7520 is available in grades operating at three maximum operating frequencies: 36 MHz,
46 MHz, and 55 MHz. The operating frequency is set during bootstrap initialization, using pins
A[8:0]. These address pins load the PLL Settings register on powerup reset. A[8:7] determines IS
(charge pump current); A[6:5] determines FS (output divider), and A[4:0] defines ND (PLL
multiplier). Each bit in A[8:0] can be set individually. See the discussion of the PLL Settings register
in the NS7520 Hardware Reference for more information.
Serial ports
Bus interface
Two fully independent serial ports (UART, SPI)
Digital phase lock loop (DPLL) for receive clock
extractions
32-byte transmit/receive FIFOs
Internal programmable bit-rate generators
Bit rates 75–230400 in 16X mode
Bit rates 1200 bps–4 Mbps in 1X mode
Flexible baud rate generator, external clock for
synchronous operation
Receive-side character and buffer gap timers
Four receive-side data match detectors
Five independent programmable chip selects
with 256 Mb addressing per chip select
Chip select support for SRAM, FP/EDO DRAM,
SDRAM, Flash, and EEPROM without external
glue
8-, 16-, and 32-bit peripheral support
External address decoding and cycle termination
Dynamic bus sizing
Internal DRAM/SDRAM controller with address
multiplexer and programmable refresh frequency
Internal refresh controller (CAS before RAS)
Burst-mode support
0–63 wait states per chip select
Address pins that configurem chip operating
modes (see "NS7520 bootstrap initialization" on
page 22)
Power and Operating Voltages
500 mW maximum at 55 MHz (all outputs
switching)
418 mW maximum at 46 MHz (all outputs
switching)
291 mW maximum at 36 MHz (all outputs
switching)
3.3 V — I/O
1.5 V — Core



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com