| Electronic Components Datasheet Search |
|
ADDR10 Datasheet(PDF) 47 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
ADDR10 Datasheet(HTML) 47 Page - List of Unclassifed Manufacturers |
|
47 / 68 page ![]() SDRAM tim i ng ww w.d i gi .c om 43 SDRAM burst read SDRAM read, CAS latency = 2 Notes: 1 Port size determines which byte enable signals are active: – 8-bit port = BE3* – 16-bit port = BE[3:2] – 32-bit port = BE[3:0] 2 The precharge and/or active commands are not always present. These commands depend on the address of the previous SDRAM access. 3 If CAS latency = 3, 5 NOPs occur between the read and burst terminate commands. 4 If CAS latency = 3, 3 inhibits occur after burst terminate. 5 The TA* and TEA*/LAST signals are for reference only. T1 T2 T2 T2 T2 T1 prechg active read nop nop nop nop bterm inhibit inhibit 12 34 34 34 34 34 34 34 34 34 34 34 27 27 36 36 35 35 6 37 37 31 31 30 30 11 10 A10 BCLK TA* (Note-5) TEA*/LAST* (Note-5) PortA2/AMUX Non-muxed address Muxed address BE*[3:0]* (DQM) read D[31:0] CS[4:0]* CAS3* (RAS) CAS2* (CAS) CAS1* (WE) CAS0* (A10/AP) RW* |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |