Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

MB9BF412RPMC-G-JNE2 Datasheet(PDF) 83 Page - Cypress Semiconductor

Part # MB9BF412RPMC-G-JNE2
Description  32-bit Arm짰 Cortex짰-M3 FM3 Microcontroller
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

MB9BF412RPMC-G-JNE2 Datasheet(HTML) 83 Page - Cypress Semiconductor

Back Button MB9BF412RPMC-G-JNE2 Datasheet HTML 79Page - Cypress Semiconductor MB9BF412RPMC-G-JNE2 Datasheet HTML 80Page - Cypress Semiconductor MB9BF412RPMC-G-JNE2 Datasheet HTML 81Page - Cypress Semiconductor MB9BF412RPMC-G-JNE2 Datasheet HTML 82Page - Cypress Semiconductor MB9BF412RPMC-G-JNE2 Datasheet HTML 83Page - Cypress Semiconductor MB9BF412RPMC-G-JNE2 Datasheet HTML 84Page - Cypress Semiconductor MB9BF412RPMC-G-JNE2 Datasheet HTML 85Page - Cypress Semiconductor MB9BF412RPMC-G-JNE2 Datasheet HTML 86Page - Cypress Semiconductor MB9BF412RPMC-G-JNE2 Datasheet HTML 87Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 112 page
background image
Document Number: 002-05615 Rev. *D
Page
83 of 112
MB9B410R Series
CSIO (SPI = 0, SCINV = 1)
(VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 85°C)
Parameter
Symbol
Pin
name
Conditions
VCC < 4.5 V
VCC ≥ 4.5 V
Unit
Min
Max
Min
Max
Baud rate
-
-
-
-
8
-
8
Mbps
Serial clock cycle time
tSCYC
SCKx
Master mode
4tCYCP
-
4tCYCP
-
ns
SCK ↑ → SOT delay time
tSHOVI
SCKx
SOTx
-
30
+30
-
20
+ 20
ns
SIN → SCK ↓ setup time
tIVSLI
SCKx
SINx
50
-
30
-
ns
SCK ↓ → SIN hold time
tSLIXI
SCKx
SINx
0
-
0
-
ns
Serial clock L pulse width
tSLSH
SCKx
Slave mode
2tCYCP - 10
-
2tCYCP - 10
-
ns
Serial clock H pulse width
tSHSL
SCKx
tCYCP + 10
-
tCYCP + 10
-
ns
SCK ↑ → SOT delay time
tSHOVE
SCKx
SOTx
-
50
-
30
ns
SIN → SCK ↓ setup time
tIVSLE
SCKx
SINx
10
-
10
-
ns
SCK ↓ → SIN hold time
tSLIXE
SCKx
SINx
20
-
20
-
ns
SCK fall time
tF
SCKx
-
5
-
5
ns
SCK rise time
tR
SCKx
-
5
-
5
ns
Notes:
The above characteristics apply to CLK synchronous mode.
tCYCP indicates the APB bus clock cycle time.
About the APB bus number which Multi-function Serial is connected to, see 8 Block Diagram in this data sheet.
These characteristics only guarantee the same relocate port number.
For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
When the external load capacitance = 30 pF.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com