ST20-GP1 datasheet(64/116 Pages) STMICROELECTRONICS

64 / 116 page

ST20-GP1

64/116

LPAlarmLS and LPAlarmMS

The LPAlarmLS and LPAlarmMS registers are the least signiﬁcant word and most signiﬁcant word

of the LPAlarm register. This is used to program the low power alarm.

Table 10.5 LPAlarmLS register format

Table 10.6 LPAlarmMS register format

LPAlarmStart

A write to the LPAlarmStart register starts the low power alarm counter. The counter is stopped

and the LPStart register reset if either counter word (LPTimerLS and LPTimerMS) is written.

Table 10.7 LPAlarmStart register format

LPSysPll

The LPSysPll register controls the System Clock PLL operation when low power mode is entered.

This allows a compromise between wake-up time and power consumption during stand-by.

Table 10.8 LPSysPll register format

LPAlarmLS

LPC base address + #410

Read/Write

Bit

Bit ﬁeld

Function

31:0

LPAlarmLS

Least signiﬁcant word of the low power alarm.

LPAlarmMS

LPC base address + #414

Read/Write

Bit

Bit ﬁeld

Function

7:0

LPAlarmMS

Most signiﬁcant word of the low power alarm.

LPAlarmStart

LPC base address + #418

Write

Bit

Bit ﬁeld

Function

LPAlarmStart

A write to this bit starts the low power alarm counter.

LPSysPll

LPC base address + #420

Read/Write

Bit

Bit ﬁeld

Function

1:0

LPSysPll

Determines the system clock PLL when low power mode is entered, as follows:

LPSysPll1:0

System clock

PLL off

PLL reference on and power on

PLL on

ST20-GP1 Datasheet(PDF) 64 Page - STMicroelectronics

ST20-GP1 Datasheet(HTML) 64 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL