ST20-GP1 datasheet(22/116 Pages) STMICROELECTRONICS

22 / 116 page

ST20-GP1

22/116

to-point links. The processor provides a number of operations to support message passing, the

most important being

in (input message) and out (output message).

The

in and out instructions use the address of the channel to determine whether the channel is

internal or external. This means that the same instruction sequence can be used for both hard and

soft channels, allowing a process to be written and compiled without knowledge of where its

channels are implemented.

Communication takes place when both the inputting and outputting processes are ready.

Consequently, the process which ﬁrst becomes ready must wait until the second one is also ready.

The inputting and outputting processes only become active when the communication has

completed.

A process performs an input or output by loading the evaluation stack with, a pointer to a message,

the address of a channel, and a count of the number of bytes to be transferred, and then executing

in or out instruction.

4.5

Timers

There are two 32-bit hardware timer clocks which ‘tick’ periodically. These are independent of any

on-chip peripheral real time clock. The timers provide accurate process timing, allowing processes

to deschedule themselves until a speciﬁc time.

One timer is accessible only to high priority processes and is incremented every microsecond,

cycling completely in approximately 4295 seconds. The other is accessible only to low priority

processes and is incremented every 64 microseconds, giving 15625 ticks in one second. It has a

full period of approximately 76 hours. All times are approximate due to the clock rate.

The current value of the processor clock can be read by executing a

ldtimer (load timer) instruction.

A process can arrange to perform a

tin (timer input), in which case it will become ready to execute

after a speciﬁed time has been reached. The

tin instruction requires a time to be speciﬁed. If this

time is in the ‘past’ then the instruction has no effect. If the time is in the ‘future’ then the process is

descheduled. When the speciﬁed time is reached the process becomes active. In addition, the

ldclock (load clock), stclock (store clock) instructions allow total control over the clock value and the

clockenb (clock enable), clockdis (clock disable) instructions allow each clock to be individually

stopped and re-started.

Figure 4.3 shows two processes waiting on the timer queue, one waiting for time 21, the other for

time 31.

Note, these timers stop counting when power-down mode (see Section 10.2 on page 61) is

invoked.

Function

ClockReg0

Current value of high priority (level 0) process clock

ClockReg1

Current value of low priority (level 1) process clock

TnextReg0

Indicates time of earliest event on high priority (level 0) timer queue

TnextReg1

Indicates time of earliest event on low priority (level 1) timer queue

TptrReg0

High priority timer queue

TptrReg1

Low priority timer queue

Table 4.2 Timer registers

ST20-GP1 Datasheet(PDF) 22 Page - STMicroelectronics

ST20-GP1 Datasheet(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL