| Electronic Components Datasheet Search |
|
ST20-GP1 Datasheet(PDF) 78 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST20-GP1 Datasheet(HTML) 78 Page - STMicroelectronics |
|
78 / 116 page ![]() ST20-GP1 78/116 ® An overall interrupt request signal (ASC_interrupt) is generated from the OR of the ErrorInterrupt signal and the TxEmpty, TxBufEmpty and RxBufFull signals. Note: the status register cannot be written directly by software. The reset mechanism for the status register is described below. The transmitter interrupt status bits (TxEmpty, TxBufEmpty) are reset when a character is written to the transmitter buffer. The receiver interrupt status bit (RxBufFull) is reset when a character is read from the receive buffer. The error status bits (ParityError, FrameError, OverrunError) are reset when a character is read from the receive buffer. Figure 13.4 ASC status and interrupt registers & & & & & & register register RxBufFullIE TxEmptyIE TxBufEmptyIE ParityErrorIE FrameErrorIE OverrunErrorIE ASCIntEnable ASCStatus OR Receive buffer full interrupt Transmitter empty interrupt Transmit buffer empty interrupt Error interrupt RxBufFull TxEmpty TxBufEmpty ParityError FrameError OverrunError RESERVED RESERVED read 0, write 0 read 0, write 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |