 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADAU1373BCBZ-R7 Datasheet(PDF) 265 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAU1373BCBZ-R7 Datasheet(HTML) 265 Page - Analog Devices |
|
|
265 / 296 page  ADAU1373 Rev. 0 | Page 265 of 296 IRQEN REGISTER Address: 0xE8, Reset: 0x00, Name: IRQEN Interrupt Request Enable/Disable Register Table 236. Bit Descriptions for IRQEN Bits Bit Name Settings Description Reset Access [7:1] RESERVED Reserved. 0x0 RW 0 IRQEN Interrupt Gen Enable. Interrupt request enable/disable control. 0x0 RW 0 Disable (default) 1 Enable PAD_CTRL1 REGISTER Address: 0xE9, Reset: 0x1F, Name: PAD_CTRL1 Pin Drive Capability Control Register Table 237. Bit Descriptions for PAD_CTRL1 Bits Bit Name Settings Description Reset Access [7:6] RESERVED Reserved. 0x0 RW 5 I2CFILTER_BYPASS I2C Pad Filter Bypass. I2C pad filter enable/disable control. 0x0 RW 0 Using I2C filter (default) 1 Bypass 4 I2CDRV Driving ability of I2C. Driving ability setting for I2C clock and data. 0x1 RW 0 Low 1 High (default) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
British ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
