| Electronic Components Datasheet Search |
|
ADAU1373BCBZ-R7 Datasheet(PDF) 70 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAU1373BCBZ-R7 Datasheet(HTML) 70 Page - Analog Devices |
|
70 / 296 page ![]() ADAU1373 Rev. 0 | Page 70 of 296 CONTROL PORTS The ADAU1373 has a 2-wire I2C bus control port, which can be used to set the registers. The control port is capable of full read/write operation for all addressable registers. Operations such as mute and input/output mode control are programmed by writing to these registers. All addresses can be accessed in either single-address mode or burst mode. The first byte (Byte 1) of a control port write contains the 7-bit chip address plus the R/W bit. The next byte (Byte 2) forms the subaddress of the register location within the ADAU1373. This subaddress must be a single byte long. All subsequent bytes (starting with Byte 3) contain the data to be written to the register. The number of bytes per word depends on the type of data that is being written. The ADAU1373 provides several mechanisms for updating signal processing parameters in real time without causing pops or clicks. The function of each of the two control port pins (SCL and SDA) is described in Table 31. Table 31. Control Port Pin Functions Pin Name I2C Mode SCL Input clock SDA Open-collector input/output I2C PORT The ADAU1373 supports a 2-wire serial (I2C-compatible) microprocessor bus that drives multiple peripherals. Two pins, serial data (SDA) and serial clock (SCL), carry information between the ADAU1373 and the system I2C master controller. In I2C mode, the ADAU1373 is always a slave on the bus, meaning that it cannot initiate a data transfer. Each slave device is recognized by a unique address. The address and R/W byte format is shown in . The address resides in the first seven bits of the I2C write. The I2C address for the ADAU1373 is 0x1A. The LSB of the address (the R/ Table 32 W bit) specifies either a read or write operation. A Logic 1 corresponds to a read operation, and a Logic 0 corresponds to a write operation. Burst mode addressing, where the subaddresses are automati- cally incremented at word boundaries, can be used for writing large amounts of data to contiguous registers. This increment happens automatically after a single word write unless a stop condition is encountered. A data transfer is always terminated by a stop condition. The SDA and SCL pins should each have a 2 kΩ pull-up resistor to IOVDD5 (1.8 V to 3.3 V). Table 32. I2C Address and Read/Write Byte Format Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 0 0 1 1 0 1 0 R/W |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |