Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

ADAU1373BCBZ-R7 Datasheet(PDF) 18 Page - Analog Devices

Part # ADAU1373BCBZ-R7
Description  Low Power Codec with Speaker and Headphone Amplifier
PDF  296 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADAU1373BCBZ-R7 Datasheet(HTML) 18 Page - Analog Devices

Back Button ADAU1373BCBZ-R7 Datasheet HTML 14Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 15Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 16Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 17Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 18Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 19Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 20Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 21Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 296 page
background image
ADAU1373
Rev. 0 | Page 18 of 296
DIGITAL TIMING SPECIFICATIONS
−40°C < TA < +85°C, IOVDDx = 1.8 V ± 10%.
Table 6.
Limit
Parameter
tMIN
tMAX
Unit
Description
MASTER CLOCK
Duty Cycle
45
55
%
SERIAL PORT
tBIL
5
ns
BCLKx pulse width low
tBIH
5
ns
BCLKx pulse width high
tLIS
5
ns
LRCLKx setup; time to BCLK rising
tLIH
5
ns
LRCLKx hold; time from BCLK rising
tSIS
5
ns
DAC_SDATA setup; time to BCLK rising
tSIH
5
ns
DAC_SDATA hold; time from BCLK rising
tSODM
50
ns
ADC_SDATA delay; time from BCLK falling in master mode
I2C PORT
fSCL
400
kHz
SCL frequency
tSCLH
0.6
μs
SCL high
tSCLL
1.3
μs
SCL low
tSCS
0.6
μs
Setup time; relevant for repeated start condition
tSCH
0.6
μs
Hold time; after this period of time, the first clock is generated
tDS
100
ns
Data setup time
tDH
5
ns
Data hold time
tSCR
300
ns
SCL rise time
tSCF
300
ns
SCL fall time
tSDR
300
ns
SDA rise time
tSDF
300
ns
SDA fall time
tBFT
0.6
μs
Bus-free time; time between stop and start
DIGITAL MICROPHONE
RL = 1 MΩ, CL = 14 pF
tDCF
10
ns
Digital microphone clock fall time
tDCR
10
ns
Digital microphone clock rise time
tDDV
22
30
ns
Digital microphone delay time for valid data
tDDH
0
12
ns
Digital microphone delay time for data, three-stated



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com