Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

ADAU1373BCBZ-R7 Datasheet(PDF) 23 Page - Analog Devices

Part # ADAU1373BCBZ-R7
Description  Low Power Codec with Speaker and Headphone Amplifier
PDF  296 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADAU1373BCBZ-R7 Datasheet(HTML) 23 Page - Analog Devices

Back Button ADAU1373BCBZ-R7 Datasheet HTML 19Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 20Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 21Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 22Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 23Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 24Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 25Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 26Page - Analog Devices ADAU1373BCBZ-R7 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 296 page
background image
ADAU1373
Rev. 0 | Page 23 of 296
Pin
No.
Mnemonic
Type
Description
C1
IOVDD1
PWR
Supply for Digital Audio Input/Output Interface A. Set IOVDD1 between 1.8 V and 3.3 V. Decouple this
pin to DGND with a 100 nF capacitor.
C2
MCLK1
D_IN
External Master Clock Input 1 (8 kHz to 27 MHz).
C3
SDA
D_I/O
Serial Data for I2C. This pin is a bidirectional open drain and must be pulled up to IOVDD5 with a resistor.
C4
GPIO4
D_I/O
General-Purpose Input/Output 4.
C5
SCL
D_IN
Serial Clock for I2C Port. This pin is input only and must be pulled up to IOVDD5 with a resistor.
C6
DMIC3_4_DATA
D_IN
Serial Data Input Digital Microphone 3 and Serial Data Input Digital Microphone 4.
C7
LOUT1L/LOUTLP
A_OUT
Left Channel Line Output 1, Single-Ended Mode (LOUT1L)/Noninverting Left Channel Line Output,
Differential Mode (LOUTLP).
C8
MICBIAS1
A_OUT
Bias Voltage for Electret Microphone 1.
C9
MICBIAS2
A_OUT
Bias Voltage for Electret Microphone 2.
D1
MCLK2
D_IN
External Master Clock Input 2 (8 kHz to 27 MHz).
D2
BCLKA
D_I/O
Serial Bit Clock, Digital Audio Interface A.
D3
LRCLKA
D_I/O
Frame Clock, Digital Audio Interface A.
D4
SDATAOUTA
D_OUT
Serial Data Output, Digital Audio Interface A.
D5
SDATAINA
D_IN
Serial Data Input, Digital Audio Interface A.
D6
GPIO1
D_I/O
General-Purpose Input/Output 1.
D7
LOUT1R/LOUTRP
A_OUT
Right Channel Line Output 1, Single-Ended Mode (LOUT1R)/Noninverting Right Channel Line
Output, Differential Mode (LOUTRP).
D8
LOUT2L/LOUTLN
A_OUT
Left Channel Line Output 2, Single-Ended Mode (LOUT2L)/Inverting Left Channel Line Output,
Differential Mode (LOUTLN).
D9
LOUT2R/LOUTRN
A_OUT
Right Channel Line Output 2, Single-Ended Mode (LOUT2R)/Inverting Right Channel Line Output,
Differential Mode (LOUTRN).
E1
IOVDD3
PWR
Supply for Digital Audio Input/Output Interface C. Set IOVDD3 between 1.8 V and 3.3 V and
decouple to DGND with a 100 nF capacitor.
E2
LRCLKB
D_I/O
Frame Clock, Digital Audio Interface B.
E3
SDATAOUTB
D_OUT
Serial Data Output, Digital Audio Interface B.
E4
BCLKB
D_I/O
Serial Bit Clock, Digital Audio Interface B.
E5
DGND
PWR
Digital Ground. The AGND and DGND pins must be tied directly together in a common ground plane.
E6
GPIO2
D_I/O
General-Purpose Input/Output 2.
E7
LN1FBIN
A_IN
Line Output Amplifier 1 Feedback. This pin can be used to sense the ground noise at the line output
jack; use a 2.2 μF capacitor to connect this pin to AGND at the line output jack.
E8
LN2FBIN
A_IN
Line Output Amplifier 2 Feedback. This pin can be used to sense the ground noise at the line output
jack; use a 2.2 μF capacitor to connect this pin to AGND at the line output jack.
E9
AVDD
PWR
1.5 V to 1.8 V Analog Supply for DAC and Microphone Bias. Decouple this pin to AGND with a 100 nF
capacitor in parallel with a 10 μF capacitor.
F1
LRCLKC
D_I/O
Frame Clock, Digital Audio Interface C.
F2
BCLKC
D_I/O
Serial Bit Clock, Digital Audio Interface C.
F3
SDATAINC
D_IN
Serial Data Input, Digital Audio Interface C.
F4
IOVDD2
PWR
Supply for Digital Audio Input/Output Interface B. Set IOVDD2 between 1.8 V and 3.3 V and
decouple to DGND with a 100 nF capacitor.
F5
GPIO3
D_I/O
General-Purpose Input/Output 3.
F6
SDATAINB
D_IN
Serial Data Input, Digital Audio Interface B.
F7, F8
AGND
PWR
Analog Ground.
F9
RESERVED
A_IN
Reserved for Internal Use. Do not connect.
G1, G2
SPKVDD
PWR
Supply for Speaker Class-D Amplifier.
G3
SDATAOUTC
D_OUT
Serial Data Output, Digital Audio Interface C.
G4
RESERVED
D_IN
Reserved. Connect to DGND.
G5
JACKDET
D_IN
TLL-Compatible Logic Input. Detects insertion/removal of headphone plug.
G6
SD
D_IN
Shutdown Control. Set high for normal operation; set low for full chip power-down.
G7
SGND
A_IN
Headphone Signal Return Sense. Connect directly to headphone socket ground for lowest dc offset.
G8
HPL
A_OUT
Left Headphone Output.
G9
HPR
A_OUT
Right Headphone Output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com