| Electronic Components Datasheet Search |
|
ADAU1373BCBZ-R7 Datasheet(PDF) 129 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAU1373BCBZ-R7 Datasheet(HTML) 129 Page - Analog Devices |
|
129 / 296 page ![]() ADAU1373 Rev. 0 | Page 129 of 296 PWDN_CTRL1 REGISTER Address: 0x25, Reset: 0x00, Name: PWDN_CTRL1 Power-Down Block Control 1 Table 71. Bit Descriptions for PWDN_CTRL1 Bits Bit Name Settings Description Reset Access 7 LADCPDB Right Channel ADC Power-Down Control. 0x0 RW 0 Power down (default) 1 Power up 6 RADCPDB Left Channel ADC Power-Down Control. 0x0 RW 0 Power down (default) 1 Power up 5 MICB2PDB Microphone Bias 2 Power-Down Control. 0x0 RW 0 Power down (default) 1 Power up 4 MICB1PDB Microphone Bias 1 Power-Down Control. 0x0 RW 0 Power down (default) 1 Power up 3 AIN4PDB Analog Input 4 Power-Down Control. 0x0 RW 0 Power down (default) 1 Power up 2 AIN3PDB Analog Input 3 Power-Down Control. 0x0 RW 0 Power down (default) 1 Power up 1 AIN2PDB Analog Input 2 Power-Down Control. 0x0 RW 0 Power down (default) 1 Power up 0 AIN1PDB Analog Input 1 Power-Down Control. 0x0 RW 0 Power down (default) 1 Power up |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |