| Electronic Components Datasheet Search |
|
ADSP-SC596 Datasheet(PDF) 60 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-SC596 Datasheet(HTML) 60 Page - Analog Devices |
|
60 / 134 page ![]() Rev. PrD | Page 60 of 134 | May 2022 ADSP-SC595/SC596/SC598 Preliminary Technical Data PRELIMINARY SPECIFICATIONS Specifications are subject to change without notice. For information about product specifications, contact your Analog Devices, Inc., representative. PRELIMINARY OPERATING CONDITIONS All specifications and characteristics apply across the entire operating conditions range unless otherwise noted. Parameter Conditions Min Nominal Max Unit VDD_INT Internal (Core) Supply Voltage 600 MHz ≤ CCLK ≤ 1 GHz 0.95 1.00 1.05 V VDD_PLL PLL Supply Voltage 0.95 1.00 1.05 V VDD_EXT External (I/O) Supply Voltage 3.13 3.30 3.47 V VDD_ANA Analog Power Supply Voltage 1.71 1.80 1.89 V VDD_DMC 1 1 Applies to DDR3L/DDR3 signals. DDR3L Controller Supply Voltage 1.34 1.39 1.44 V DDR3 Controller Supply Voltage 1.425 1.500 1.575 V VDD_REF 2 2 Applies to SYS_CLKIN0 pin. External (I/O) Reference Supply Voltage 1.71 1.80 1.89 V VDDR_VREF 3 3 Applies to DMC0_VREF0 and DMC0_VREF1 pins. DDR3 Reference Voltage 0.49 × VDD_DMC 0.50 × VDD_DMC 0.51 × VDD_DMC V VDELTA_EXT_REF 4 4 See Figure 8. (VDD_EXT – VDD_REF) and (VDD_EXT – VDD_ANA) –1.89 +1.89 V VHADC_REF 5 5 VHADC_VREF must always be less than VDD_ANA. HADC Reference Voltage 1.71 1.80 VDD_ANA V VHADC0_VINx HADC Input Voltage 0 VHADC_REF + 0.09 V VIH 6 6 Parameter value applies to all input and bidirectional pins except the DMC pins. High Level Input Voltage VDD_EXT = 3.47 V 2.0 V VIHCLKIN 2 High Level Clock Input Voltage 0.65 × VDD_REF VDD_REF V VIL 6 Low Level Input Voltage VDD_EXT = 3.13 V 0.8 V VILCLKIN 2 Low Level Clock Input Voltage –0.30 +0.35 × VDD_REF V VIL_DDR3L 7 7 This parameter applies to all DMC0 pins. Low Level Input Voltage VDD_DMC = 1.34 V VDDR_VREF – 0.175 V VIL_DDR3 7 Low Level Input Voltage VDD_DMC = 1.425 V VDDR_VREF – 0.175 V VIH_DDR3L 7 High Level Input Voltage VDD_DMC = 1.44 V VDDR_VREF + 0.175 V VIH_DDR3 7 High Level Input Voltage VDD_DMC = 1.575 V VDDR_VREF + 0.175 V CONSUMER GRADE TJ Junction Temperature 400-Ball BGA_ED 0125 °C INDUSTRIAL GRADE TJ Junction Temperature 400-Ball BGA_ED –40 +125 °C AUTOMOTIVE GRADE8 8 Automotive application use profile only. Not supported for nonautomotive use. Contact Analog Devices for more information. TJ Junction Temperature 400-Ball BGA_ED –40 +125 °C |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |